## SAMPLE DF THE STUIDY MATERIAL <br> PART DF CHAPTER 5 <br> Combinational \& Sequential Circuits

### 5.1 Introduction

Digital circuits can be classified into two types:
$\rightarrow$ Combinational digital circuits and
$\rightarrow$ Sequential digital circuits.

### 5.2 Combinational Digital Circuits

- Combination Logic Circuits are made up from basic gates (AND, OR, NOT) or universal gates (NAND, NOR) gates that are "combined" or connected together to produce more complicated switching circuits. These logic gates are the building blocks of combinational logic circuits. An example of a combinational circuit is a decoder, which converts the binary code data present at its input into a number of different output lines, one at a time producing an equivalent decimal code at its output.
- In these circuits "the outputs at any instant of time depends on the inputs present at that instant only."
- For the design of Combinational digital circuits Basic gates (AND, OR, NOT) or universal gates (NAND, NOR) are used. Examples for combinational digital circuits are Half adder, Full adder, Half subtractor, Full subtractor, Code converter, Decoder, Multiplexer, Demultiplexer, Encoder, ROM, etc.


$$
\text { Output }=f \text { (input) }
$$

Fig. 5.1 Combinational Digital Circuit

Page : 218

### 5.3 Classification of Combinational Logic

## Combinational Logic Circuit



Fig.5.2 Combinational Digital Circuit

### 5.4 Sequential Digital Circuits

- Sequential logic differs from combinational logic in that the output of the logic device is dependent not only on the present inputs to the device, but also on past inputs; i.e., the output of a sequential logic device depends on its present internal state and the present inputs. This implies that a sequential logic device has some kind of memory of at least part of its "history" (i.e., its previous inputs).
- A simple memory device can be constructed from combinational devices with which we are already familiar. By a memory device, we mean a device which can remember if a signal of logic level 0 or 1 has been connected to one of its inputs, and can make this fact available at an output. A very simple, but still useful, memory device can be constructed from a simple OR gate, as shown in Figure below:


Fig. 5.3 Sequential Digital Circuit

In this memory device, if A and Q are initially at logic 0 , then Q remains at logic 0 . However if the single input A ever becomes a logic 1 , then the output Q will be logic 1 ever after, regardless of any further changes in the input at A. In this simple memory, the output is a function of the state of the memory element only; after the memory is "written" then it cannot be changed back. However, it can be "read." Such a device could be used as a simple read only memory, which could be "programmed" only once. Often a state table or timing diagram is used to describe the behavior of a sequential device. Figure 5.4 shows both a state table and a timing diagram for this simple memory. The state table shows the state which the device enters after an input (the "next state"), for all possible states and inputs. For this device, the output is the value stored in the memory

| State table |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Present State <br> $\mathbf{Q}_{\mathbf{n}}$ | Input <br> $\mathbf{A}$ | Next State <br> $\mathbf{Q}_{\mathbf{n} \mathbf{1}}$ | Output |  |
| 0 | 0 | 0 | 0 |  |
| 0 | 1 | 1 | 1 |  |
| 1 | 0 | 1 | 1 |  |
| 1 | 1 | 1 | 1 |  |

Fig. 5.4 Sequential Circuit Timing Diagram

- Note that the output of the memory is used as one of the inputs; this is called feedback and is characteristic of programmable memory devices. (Without feedback, a "permanent" electronic memory device would not be possible.) The use of feedback in a device can introduce problems which are not found in strictly combinational circuits. In particular, it is possible to inadvertently construct devices for which the output is not determined by the inputs, and for which it is not possible to predict the output. A simple example is an inverter with its input connected to its output. Such a device is logically inconsistent; in a physical implementation the device would probably either oscillate from 1 to 0 to $1 \cdots$ or remain at an intermediate value between logic 0 and logic 1, producing an invalid and erroneous output.
- Examples for sequential digital circuits are Registers, Shift register, Counters etc.
$\rightarrow$ Half Adder: A half adder is a logical circuit that performs an addition operation on two binary digits. The half adder produces a sum and a carry value which are both binary digits.

| X | Y | Carry | Sum |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |

Sum $=\mathrm{X} \oplus \mathrm{Y}=\mathrm{XY}{ }^{\prime}+\mathrm{X}^{\prime} \mathrm{Y}$
Carry $=\mathrm{XY}$


Fig 5.5 Half Adder
$\rightarrow$ Half Subtractor: The half-subtractor is a combinational circuit which is used to perform subtraction of two bits. It has two inputs, X (minuènd) and Y (subtrahend) and two outputs Difference and Borrow.

| $\mathbf{X}$ | $\mathbf{Y}$ | Borrow | Diff. |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 |



Fig. 5.6 Half Subtractor
$\rightarrow$ Half adder can be converted into half subtractor with an additional inverter.
$\rightarrow$ Full adder: Full adder circuit adds three bit binary numbers (X,Y,Z) \& outputs two nos. of one bit binary numbers, Sum \& Carry.

| $\mathbf{X}$ | $\mathbf{Y}$ | $\mathbf{Z}$ | Carry | Sum |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| $\mathbf{X}$ | $\mathbf{Y}-$ |  |  |  |
| $\mathbf{Z}$ | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 |  |



Fig. 5.7 Full Adder
$\rightarrow$ Full adder can be implemented by using two half adders and an OR gate.


Fig. 5.8 Full Adder
$\rightarrow$ Full subtractor: It subtracts one bit from the other by taking pervious borrow into account and generates difference and borrow

Truth Table $\quad X-Y-Z$

| $\mathbf{X}$ | $\mathbf{Y}$ | $\mathbf{Z}$ | Borrow | Diff. |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |



Diff. $=\mathrm{X} \oplus Y \oplus \mathrm{Z}$
Borrow $=X^{\prime} Y+Y Z+X^{\prime} Z$


Fig. 5.9 Full Subtractor

- Full subtractor can be implemented by using two half- subtractors and an OR gate.


Fig. 5.10 Full Subtractor

- Full adder can be converted into full subtractor with an additional inverter.
- Four bit binary parallel adder can be constructed by using three full adders and one half adder or by using four full adders with input carry for least significant bit full adder is zero.
- Four bit binary parallel adder shown in figure is also called as Ripple carry adder.


Fig. 5.11 Binary Parallel Adder
> Carry Look- Ahead adder is faster than ripple carry adder.

## Example:

Implement Boolean function $\mathrm{F}=\mathrm{ABC}^{\prime}+\mathrm{A}^{\prime} \mathrm{C}+\mathrm{B}^{\prime} \mathrm{C}$ using hálf adder.
Solution:

$$
\begin{aligned}
F & =A B \bar{C}+C(\bar{A}+\bar{B}) \\
& =A B \bar{C}+C(\overline{A B}) \\
& =(A B) \oplus C
\end{aligned}
$$



Fig. 5.12
> Decoder: A decoder is a logic circuit that converts an n bit binary input code into $\mathrm{M}\left(=2^{\mathrm{n}}\right)$ output lines such that each output line will be activated for only one of the possible combinations of inputs.
(OR)
A decoder is a Combinational circuit that converts binary information from ' $n$ ' input lines to a maximum of $2^{\mathrm{n}}$ unique output lines.
E.g. $2 \times 4$ line Decoder (it is also called one four line decoder)

Decoders are available in two different types of output forms:
(1) Active high output type decoders and
(2) Active low output type of decoders.
> Active high output type of decoders are constructed with AND gates and active low output type of decoders are constructed with NAND gates.

Truth table of active high output type of decoder is given below:

| $\mathbf{X}$ | $\mathbf{Y}$ | $\mathbf{D}_{\mathbf{0}}$ | $\mathbf{D}_{\mathbf{1}}$ | $\mathbf{D}_{\mathbf{2}}$ | $\mathbf{D}_{\mathbf{3}}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 0 | 0 |  |  |
| 0 | 1 | 0 | 1 | 0 | 0 |  |  |
| 1 | 0 | 0 | 0 | 1 | 0 |  |  |
| 1 | 1 | 0 | 0 | 0 | 1 | $\mathbf{y}$ |  |



Fig. 5.13 Binary Decoder with Active High Output
$>$ Active low output types of decoders will give the output low for given input combination and all other outputs are high.
Truth table of active low output type of decoder

| $\mathbf{X}$ | $\mathbf{Y}$ | $\mathbf{D}_{\mathbf{0}}$ | $\mathbf{D}_{\mathbf{1}}$ | $\mathbf{D}_{\mathbf{2}}$ | $\mathbf{D}_{\mathbf{3}}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | $\mathbf{1}$ | 1 |  |  |
| 0 | 1 | 1 | 0 | 1 | 1 |  |  |
| 1 | 0 | 1 | 1 | 0 | 1 |  |  |
| 1 | 1 | 1 | 1 | 1 | 0 | $\mathbf{y}$ |  |



Fig. 5.14 Binary Decoder with Active Low Output
$>3$ to 8 line decoder is also called Binary-to-Octal decoder or converter. It is also called 1 of 8 decoder, because only one of the 8 outputs is active at a time.

Decoders are widely used in the memory system of computer, where they respond to the address code input from the CPU to activate the memory storage location specified by the address code.
> Decoders are also used to convert binary data to a form suitable for displaying on decimal read outs.
$>$ Decoders can be used to implement combinational circuits, Boolean functions etc.

## Example:

Implement full adder with a decoder.

## Solution:



Fig 5.15

## Example:

Implement $3 \times 8$ decoder using $2 \times 4$ decoder.

## Solution:



Fig 5.16
> Demultiplexer: A decoder with enable input, acts as demultiplexer." "Demultiplexer", is a logical circuit that takes a single input source and sends it to one of several $2^{n}$ possible output lines. The selection of specific output line is controlled by the bit values of ' $n$ ' selection lines.

| $\mathbf{E}$ | $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{D}_{\mathbf{0}}$ | $\mathbf{D}_{\mathbf{1}}$ | $\mathbf{D}_{\mathbf{2}}$ | $\mathbf{D}_{\mathbf{3}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | X | X | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 |



Fig. 5.17 Binary Demultiplexer

### 5.5 Multiplexer

A multiplexer or mux is a device that selects one of several analog or digital input signals and forwards the selected input into a single line. A multiplexer of $2^{n}$ inputs has $n$ select lines, which are used to select which input line to send to the output."


Truth table

| $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{0}}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: |
| 0 | 0 | $\mathrm{I}_{\mathbf{0}}$ |
| 0 | 1 | $\mathrm{I}_{1}$ |
| 1 | 0 | $\mathrm{I}_{2}$ |
| 1 | 1 | $\mathrm{I}_{\mathbf{3}}$ |

Fig. 5.18 Binary Multiplexer
> Multiplexers can be used for the implementation of Boolean functions, combinational circuits. They can also used for parallel to serial conversion.
> Multiplexer is also called data selector or universal circuit.
$>$ All three variable Boolean equations can be implemented by using $8 \times 1$ multiplexer without using any additional gates. Some but not all three variable Boolean equations can also be implemented with $4 \times 1$ mux without using any additional gates.

## Example:

Implement Boolean function $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C})=\sum(1,3,5,6)$ with $4 \times 1$ mux

## Solution:

| Truth table |  |  |  |
| :--- | :--- | :--- | :--- |
| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{F}$ |
| $\mathbf{0}$ | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |



Fig 5.19

When $A B=00, F$ is equal to $C$, similarly for all other combinations of $A B$, input to mux is defined in terms of C .
> Encoder: A decoder identifies a particular code present at the input terminals of the circuit. The inverse process is called Encoding."An Encoder has number of inputs ( $2^{\text {n }}$ ) one and only one of which is in the high state or active, and an n-bit code is generated upon which of the inputs is excited. An encoder is a digital function that produces a reverse operation from that of a decoder. An encoder has ( $2^{n}$ or less) input lines and $n$ output lines. The output lines generate the binary code for the input variables. An example of an encoder shown in fig. The octal to binary encoder consists of eight inputs, one for each of the digits, and three outputs that generate the corresponding binary number.

The encoder in figure below assumes that only one input line can be equal to at any time; otherwise the circuit has no meaning. Note that the circuit has eight inputs and could have $=256$ possible input combinations. Only eight of these combinations have any meaning. The other inputs combinations are don't care conditions.


Fig. 5.20 Octal to Binary Encoder
> ROM (read Only Memory): ROM is nothing but the combination of decoder and Encoder. It is a semi conductor memory and which is a permanent memory, ROM can also be defined as a Simple Code conversion unit.


Fig. 5.21
> ROM = Fixed AND, Programmable OR
> PAL = Programmable AND, Fixed OR
> PLA = Programmable AND, Programmable OR.

## Important Points

> Two cross coupled inverters will form a basic latch which can store one bit of information.
> Flip-flops: Flip-Flop is also called Bistable multivibrator. It can store one bit of information.
$>$ In a flip-flop one output is always complement of the other output.
> Flip-flop has two stable states.

### 5.6 Clocked S-R Flip-flop

The clocked SR flip-flop shown in Figure below consists of a basic NOR flip-flop and two AND gates. The outputs of the two AND gates remain at 0 as long as the clock pulse (or CP ) is 0 , regardless of the S and R input values. When the clock pulse goes to 1, information from the S and R inputs passes through to the basic flip-flop. With both $\mathrm{S}=1$ and $\mathrm{R}=1$, the occurrence of a clock pulse causes both outputs to momentarily go to 0 . When the pulse is removed, the state of the flip-flop is indeterminate, ie., either state may result, depending on whether the set or reset input of the flip-flop remains a 1 longer than the transition to 0 at the end of the pulse.

(a) S-R Flip-flop Logic diagram

| $\mathbf{Q}$ | $\mathbf{S}$ | $\mathbf{R}$ | $\mathbf{Q ( t + 1 )}$ |
| :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | Indeterminate |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | indeterminate |

(b) S-R Flip-flop Truth table

Fig. 5.22 Clocked SR flip-flop

$$
\mathrm{Q}_{\mathrm{n}+1}=\mathrm{S}_{\mathrm{n}}+\mathrm{R}_{\mathrm{n}}^{\prime} \mathrm{Q}_{\mathrm{n}}
$$

> The disadvantage of $\mathrm{S}-\mathrm{R}$ flip-flop is for $\mathrm{S}=1, \mathrm{R}=1$ output cannot be determined. This can be eliminated in J-K flip-flop.
> S-R flip flop can be converted to J-K flip-flop by using the two equation $\mathrm{S}=\mathrm{JQ}$ ' and $\mathrm{R}=\mathrm{KQ}$.

### 5.7 JK-flip-flop

$>$ A JK flip-flop is a refinement of the SR flip-flop in that the indeterminate state of the SR type is defined in the JK type. Inputs J and K behave like inputs $S$ and $R$ to set and clear the flipflop (note that in a JK flip-flop, the letter J is for set and the letter K is for clear). When logic 1 inputs are applied to both J and K simultaneously, the flip-flop switches to its complement state, ie., if $\mathrm{Q}=1$, it switches to $\mathrm{Q}=0$ and vice versa.
$>$ A clocked JK flip-flop is shown in figure below. Output Q is ANDed with K and CP inputs so that the flip-flop is cleared during a clock pulse only if Q was previously 1. Similarly, ouput $Q^{\prime}$ is ANDed with J and CP inputs so that the flip-flop is set with a clock pulse only if Q' was previously 1.
Note that because of the feedback connection in the JK flip-flop, a CP signal which remains a 1 (while $\mathrm{J}=\mathrm{K}=1$ ) after the outputs have been complemented once will cause repeated and continuous transitions of the outputs. To avoid this, the clock pulses must have a time duration less than the propagation delay through the flip-flop. The restriction on the pulse width can be eliminated with a master-slave or edge-triggered construction. The same reasoning also applies to the T flip-flop presented next.

(a) J-K Flip-flop Logic diagram

| $\mathbf{Q}$ | $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{Q ( t + 1 )}$ |
| :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |

Fig. 5.23 Clocked JK flip-flop

Page : 231

Truth table

| $\mathbf{J}_{\mathbf{n}}$ | $\mathbf{K}_{\mathbf{n}}$ | $\mathbf{Q}_{\mathbf{n + 1}}$ |
| :---: | :---: | :---: |
| 0 | 0 | $\mathbf{Q}_{\mathbf{n}}$ |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | $\mathbf{Q}_{\mathbf{n}}^{\prime}$ |

$Q_{n+1}=J Q_{n}^{\prime}+K^{\prime} Q_{n}$


Fig 5.24
$>$ Race around problem is present in the $\mathrm{J}-\mathrm{K}$ flip flop, when both $\mathrm{J}=\mathrm{K}=1$.
$>$ Toggling the output more than one during the clock pulse is called Race around Problem.
$>$ The race around problem in J-K flip-flop can be eliminated by using edge triggered flip-flop or master slave J-K flip flop or by the clock signal whose pulse width is less than or equal to the propagation delay of flip-flop.
> Master-slave flip-flop is a cascading of two J-K flip-flops. Positive or direct clock pulses are applied to master and inverted clock pulses are applied to the slave flip-flop.

### 5.8 D-flip-flop

The D flip-flop shown in figure below is a modification of the clocked SR flip-flop. The D input goes directly into the S input and the complement of the D input goes to the R input. The D input is sampled during the occurrence of a clock pulse. If it is 1 , the flip-flop is switched to the set state (unless it was already set). If it is 0 , the flip-flop switches to the clear state.

(a) D Flip-flop Logic diagram with NAND gates

(b) D Flip-flop Graphical symbol

| $\mathbf{Q}$ | $\mathbf{D}$ | $\mathbf{Q}(\mathbf{t}+\mathbf{1})$ |
| :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |

(C) D Flip-flop Transition table

Fig. 5.25 Clocked D flip-flop
> It is also called a Delay flip-flop. By connecting an inverter in between J and K input terminals, D flip-flop is obtained. K always receives the compliment of J.

## Truth table

| $\mathbf{D}$ | $\mathbf{Q}_{\mathrm{n}+1}^{\prime}$ |
| :--- | :--- |
| 0 | 0 |
| 1 | $\mathbf{Q}_{\mathrm{n}+1}=\mathrm{D}$ |
| 1 | 1 |



Fig. 5.26 Implementation of D Flip Flop Using JK Flip Flop
> D flip-flop is used to provide delay. The bit on the D line is transferred to the output at the next clock pulse.

### 5.9 T Flip-flop

The T flip-flop is a single input version of the JK flip-flop. As shown in figure below, the T flipflop is obtained from the JK type if both inputs are tied together. The output of the T flip-flop "toggles" with each clock pulse.

(a) T Flip Flop Logic diagram

(b) T Flip Flop Graphical symbol

| $\mathbf{Q}$ | $\mathbf{T}$ | $\mathbf{Q ( t + 1})$ |
| :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |

## (C) T Flip-flop Transition table

Fig. 5.27 Clocked T flip-flop


Fig. 5.28 Implementation of T Flip Flop Using JK Flip Flop
> If X KHz clock signal is applied to a T flip flop when $\mathrm{T}=1$, then the output (Q) signal frequency is given by $\mathrm{X} / 2 \mathrm{KHz}$. Thus it acts as a frequency divider.

Setup Time ( $\mathbf{t}_{\mathbf{s}}$ ): Time interval immediately preceding the active transition of clock signal during which the control input must be maintained at the proper level.

Hold Time ( $\mathbf{t}_{\boldsymbol{H}}$ : The time interval immediately following the active transition of the clock signal during which the synchronous control input must be maintained at the proper level.


Fig. 5.29 Setup \& Hold Time Representation

### 5.10 Registers and shifts registers:

$>$ A register is a group of flip-flops used to store binary information. An n-bit register can store n-bit information
$>$ A register which is able to shift the information either from left to right or from right to left is called a shift register.

* Shift register can perform four different operations.

1. Serial input
2. Serial input
3. Parallel input
4. Parallel input

Parallel output.
Serial output
Parallel output
Serial output.

* Universal Shift Register: A register which is able to shift the information from left to right or from right to left and which can perform all four operations is called universal shift register.
* Applications of Shift registers:

1. Serial to parallel conversion (It is also called spatial to temporal code conversion).
2. Parallel to serial conversion (It is also called temporal to spatial code conversion).
3. Sequence generator.

Page : 235
4. Multiplication and Division.
5. Ring counter and twisted ring counter.
6. Digital delay line (serial input and serial output operations).
$\rightarrow$ Left shift operation is nothing but multiplied by 2.
Eg: $\mathrm{Q}_{3} \quad \mathrm{Q}_{2} \quad \mathrm{Q}_{1} \quad \mathrm{Q}_{0}$


Shift left by n - positions is equivalent to multiplication by $2^{\mathrm{n}}$.
$\rightarrow$ If least significant bit $=0$, then right shift operation by one position is same as Division by 2.
Eg: $\begin{array}{llll}Q_{3} & Q_{2} & Q_{1} & Q_{0}\end{array}$

$\rightarrow$ If L.S.B $=1$, then right shift operation gives integer division by 2.
Eg: $\mathrm{Q}_{3} \quad \mathrm{Q}_{2} \quad \mathrm{Q}_{1} \quad \mathrm{Q}_{0}$

$>$ Ring Counter: Shift register can be used as ring counter when $\mathrm{Q}_{0}$ output terminal is connected to serial input terminal.
> An n-bit ring counter can have " n " different output states. It can count n-clock pulses.
> Ring Counter


Fig. 5.30 Mod - 3, divide by 3 counter, N : 1 counter
$>$ Twisted Ring counter: It is also called Johnson's Ring counter. It is formed when $Q_{0}^{\prime}$. output terminal is connected to the serial input terminal of the shift register.
> An n-bit twisted ring counter can have maximum of 2 n different output states.
$>$ Twisted Ring Counter is also called Johnson counter.


Fig. 5.31 Mod - 6, divide by 6, 2N: 1 counter

### 5.11 COUNTERS

$\rightarrow$ The Counter is driven by a clock signal and can be used to count the number of clock cycles.
Counter is nothing but a frequency divider circuit.
$\rightarrow$ Two types of counters are available:

1. Synchronous. 2. Asynchronous.
$\rightarrow$ Synchronous counters are also called parallel counters. In this type clock pulses are applied simultaneously to all the flip-flops.
$\rightarrow$ Asynchronous counters are also called Ripple or serial counters. In this type of counters the output of one flip-flop is connected to the clock input of next flip-flop and so on.
$\rightarrow$ Ripple counter (Asynchronous)


Fig. 5.32 Ripple counter

## Combinational circuit which decides whether up counter or down counter



Fig. 5.33
For up - counter, $\mathrm{X}=1 \mathrm{So}, \mathrm{clk}=\mathrm{Q}$
For down - counter, $\mathrm{X}=0$ So, $\mathrm{clk}=\overline{\mathrm{Q}}$
$\rightarrow$ A counter having n-flip-flops can have $2^{\mathrm{n}}$ output states i.e. it can count $2^{\mathrm{n}}$ clock pulses ( 0 to $2^{\mathrm{n}}-1$ ).
$\rightarrow$ The largest binary number that can be represented by an n-bit counter has a decimal equivalent of $\left(2^{n}-1\right)$. Example. : $n=3$, then $2^{n}-1=2^{3}-1=7$.
$\rightarrow$ A counter can be made to count either in the up mode or in the down mode.
$\rightarrow$ Synchronous counters are faster than asynchronous counters.
$\rightarrow$ The modulus of a counter is the total number of states through which the counter can progress. For example mod-8 counter is having 8 different states ( 000 to 111 ).
$\rightarrow$ The output signal frequency of Mod-n counter is $1 / \mathrm{n}{ }^{\text {th }}$ of the input clock frequency.
$\rightarrow$ Hence that counter is also called divide by n counter.
$\rightarrow$ The number of flip-flops ( n ) required to construct Mod N counter can be obtained from the following formula:
$2^{\mathrm{n}-1}<\mathrm{N} \leq 2^{\mathrm{n}}$.
$\rightarrow$ A decade counter is also called Mod- 10 or divide by 10 counter requires 4 flip-flops.
$\rightarrow$ Any binary counter can be a modulus counter where as the modulus counter need not be a binary counter.
$\rightarrow$ Six flip-flops are required to construct mod-60 counter.
$\rightarrow$ Two types of synchronous counters are available.

1. Series carry
2. Parallel carry.
